

April 26, 2021



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

# **SYCL 2020 in hipSYCL**

**DPC++ features on AMD GPUs, NVIDIA GPUs and CPUs**

Aksel Alpay

Heidelberg University

# Introduction to hipSYCL



UNIVERSITÄTS-  
RECHENZENTRUM




UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

## hipSYCL

A generic, multi-backend SYCL implementation with emphasis on aggregating existing toolchains.

- ▶ Source-compatible with vendor-specific programming models
- ▶ Unique extensions, e.g. full buffer-USM interoperability




# hipSYCL: Multiple toolchains in one.



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386



- ▶ `syclcc -O3 --hipsycl-targets="omp;cuda:sm_70;hip:gfx906" test.cpp`
- ▶ CMake integration available: `find_package(hipSYCL), add_sycl_to_target()`


# hipSYCL runtime architecture



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386



# SYCL 2020: Simple things are simple now



```
1  using namespace access;
2  queue q;
3  {
4      buffer<int> a{input_a, size}
5      buffer<int> b{input_b, size};
6      buffer<int> c{output, size};
7      q.submit([&](handler& cgh){
8          auto aa=a.get_access<mode::read>();
9          auto ab=b.get_access<mode::read>();
10         auto ac=c.get_access<mode::write>();
11         cgh.parallel_for<class name>(size
12             , [=](sycl::idx<1> i){
13                 ac[i] = aa[i] + ab[i];
14             });
15     });
16 }
```

```
1   queue q;
2   int* a=malloc_shared<int>(size);
3   int* b=malloc_shared<int>(size);
4   int* c=malloc_shared<int>(size);
5   //TODO: Fill input a,b
6   q.parallel_for(size,[=](id<1> i){
7       c[i] = a[i] + b[i];
8   }).wait();
```

# SYCL 2020 in hipSYCL



Accessor simplifications	✓ (partial) (PR)	Builtin changes: <code>ctz()</code> , <code>clz()</code>	✗	Kernel invocation APIs take const reference to kernels, kernels must be immutable	✗
USM: Memory management functions	✓ (PR)	Remove <code>*_class</code> types	✗	Queue constructor accepting both <code>device</code> and <code>context</code>	✗
USM: Queue shortcuts	✓ (PR)	<code>const</code> return type for read accessor <code>operator[]</code>	✗	Simplified <code>parallel_for</code> API	✗
USM: Prefetch	✓ (PR)	Remove buffer API for <code>unique_ptr</code>	✗	Clarified names for device specific info queries	✗
USM: <code>mem_advise</code>	✗	Replace <code>program</code> class with <code>module</code>	✗	Address space changes, generic address spaces	✗
USM: <code>memcpy</code>	✓ (PR)	Add <code>kernel_handler</code>	✗	Updated <code>multi_ptr</code> interface	✗
USM: <code>memset/fill</code>	✓ (PR)	explicit <code>queue</code> , <code>context</code> constructors	✓ (PR)	Remove OpenCL types, <code>cl_int</code> etc	✓
host tasks	✗	Only require C++ trivially copyable for shared data	✓		
Optional lambda naming	✓ (PR)	Update group class with new types/member functions	✗		
Subgroups	✓ (PR)	Remove <code>nd_item::barrier()</code>	✗		
In-order queues	✓ (PR)	Replace <code>mem_fence</code> with <code>atomic_fence</code>	✗		
Explicit dependencies ( <code>depends_on()</code> )	✓ (PR)	Add <code>vec::operator[]</code> , <code>unary_+,-,</code> , <code>static constexpr get_size()/get_count()</code>	✓ (PR)		
Backend interop API	✓ (PR)	buffer, local accessor are C++ <code>contiguousContainer</code>	✗		
Reductions	✓ (PR)	Replace <code>image</code> with <code>samplerd_image</code> , <code>unsamplerd_image</code>	✗		
Group algorithms	✓ (PR)	All accessors are placeholders	✓ (PR)		
New device selector API	✗	Use single exception type derived from <code>std::exception</code>	✗		
Aspect API	✗	Default asynchronous handler should terminate program	✓ (PR)		
Deduction guides	✓ (PR)				
<code>atomic_ref</code>	✗				
<code>marray</code>	✗				
New <code>SYCL/sycl.hpp</code> header	✓ (PR)				
C++17 by default	✓ (PR)				

<https://github.com/hipSYCL/featuresupport>

# Key DPC++/SYCL 2020 features implemented



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

Our work as oneAPI Center of Excellence:

- ▶ Unified Shared Memory (USM)
- ▶ Optional Lambda Naming
- ▶ Subgroups
- ▶ Parallel algorithms for groups and subgroups
- ▶ Parallel reductions
- ▶ Queue shortcuts
- ▶ Explicit task graphs
- ▶ ...

hipSYCL support increases adoption and portability of SYCL 2020 features  
(e.g. AMD GPUs)

# Frontier, El Capitan, LUMI




UNIVERSITÄTS-  
RECHENZENTRUM




UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

Bring SYCL 2020 to upcoming supercomputers based on AMD GPUs



# From DPC++ extensions to SYCL 2020



- ▶ SYCL 2020 interfaces in current implementations and client code may vary
- ▶ hipSYCL interfaces started with SYCL 2020 provisional, now moving towards SYCL 2020 final

# Unified Shared Memory in hipSYCL



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

- ▶ Device-accessible host memory
- ▶ Explicit USM
- ▶ Shared allocations (on-demand migration)
- ▶ Performance hints (prefetch/memadvise)

```
1  sycl::queue q;
2  int* ptr =
3  sycl::malloc_shared<int>(size,q)
4  q.parallel_for(size,
5    [=](sycl::id<1> idx){
6      const int i = idx.get(0);
7      ptr[i] = i;
8    });

```

## CUDA

cudaMallocHost  
cudaMalloc  
cudaMallocManaged  
cudaMemPrefetchAsync  
cudaMemAdvise

## HIP

hipHostMalloc  
hipMalloc  
hipMallocManaged  
hipMemPrefetchAsync  
hipMemAdvise

## CPU

(regular host allocations)

# hipSYCL USM performance





UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

## Parallel research kernels benchmarks<sup>1</sup>



ROCM does not yet fully support allocations with on-demand page migration.

<sup>1</sup><https://github.com/ParRes/Kernels>

# Subgroups



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

- ▶ Expose hardware below work group granularity
- ▶ SIMD units
- ▶ Useful for optimization

```
1  sycl::nd_item<1> idx = ...;  
2  auto sgrp = idx.get_sub_group();
```

## CUDA

Mapped to CUDA warps

## HIP

Mapped to AMD wave-fronts

## CPU

Individual subgroup for each work item

- ▶ Difficult for library-only CPU backends
- ▶ Vectorization controlled by OpenMP compiler

# Group algorithms in hipSYCL



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

- ▶ any\_of, none\_of, all\_of
- ▶ Reductions, scans
- ▶ broadcast, barrier
- ▶ At work group and subgroup level
- ▶ Collective and Iterator-based variants

```
1 int myval = ...;  
2 int sum=sycl::reduce_over_group(  
3     group, myval, sycl::plus<int>{})
```

## CUDA

- ▶ Subgroup intrinsics, warp shuffles
- ▶ Optimized local memory usage



## HIP

- ▶ Subgroup intrinsics, warp shuffles
- ▶ Optimized local memory usage

## CPU

- ▶ Sequential with OpenMP vectorization
- ▶ Bound by synchronization

# Group reduce and scan on AMD Radeon VII



- ▶ Competitive performance compared to rocPRIM
- ▶ We are handicapped: Group size not known at compile time

# Parallel reductions



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

- ▶ Variadic scalar reductions
- ▶ basic, `nd_range`, hierarchical and scoped parallelism supported
- ▶ No multi-dimensional reductions yet
- ▶ Huge optimization space!

```
1 q.parallel_for(range{size},  
2     reduction(output,  
3                 sycl::plus<int>{}),  
4                 [=](sycl::id<1> idx,  
5                  auto& reducer){  
6                     int myvalue = ...;  
7                     reducer += myvalue;  
8                 });
```

## CUDA

- ▶ Work group reductions
- ▶ Multiple kernel launches



## HIP

- ▶ Work group reductions
- ▶ Multiple kernel launches

## CPU

- ▶ Per-thread reductions to cache-line aligned private storage
- ▶ Cross-thread final reduction

# Reduction performance



- ▶ hipSYCL reduction performance can compete with vendor-optimized libraries
- ▶ SYCL model is very flexible and allows for more user control – and user error!
- ▶ **For pure reductions, we still need optimized SYCL libraries!**

# oneAPI libraries



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

The language is only half the way for oneAPI portability! We need the libraries.

- oneMKL: hipSYCL (and rocBLAS) support currently WIP
- oneDPL: Most unit tests already run with hipSYCL<sup>2</sup>

```
adjacent_difference.pass: ok
asynch.pass: ok
binary_search.pass: ok
copy_move.pass: ok
count.pass: ok
discard_block_std_template_test.pass: ok
dpl_namespace.pass: ok
exclusive_scan_by_segment.pass: ok
fill.pass: ok
for_each.pass: ok
for_each_ranges_sycl.pass: ok
for_loop.pass: ok
for_loop_induction.pass: ok
for_loop_reduction.pass: ok
generate.pass: ok
header_inclusion_order_algorithm_0.pass: ok
header_inclusion_order_algorithm_1.pass: ok
header_inclusion_order_memory_0.pass: ok
subtract_with_carry_std_template_test.pass: ok
swap_ranges.pass: ok
transform2_ranges_sycl.pass: ok
transform_binary.pass: ok
transform_iterator.pass: ok
transform_ranges_sycl.pass: ok
transform_reduce.pass: ok
transform_reduce_ranges_sycl.pass: ok
transform_scan.pass: ok
transform_unary.pass: ok
type_requirements.pass: ok
uniform_int_distribution_test.pass: ok
uniform_real_distribution_test.pass: ok
uninitialized_construct.pass: ok
uninitialized_copy_move.pass: ok
uninitialized_fill_destroy.pass: ok
upper_bound.pass: ok
version.pass: ok
header_inclusion_order_memory_1.pass: ok
header_inclusion_order_numeric_0.pass: ok
header_inclusion_order_numeric_1.pass: ok
inclusive_scan_by_segment.pass: ok
inplace_merge.pass: ok
interface_check.pass: ok
is_partitioned.pass: ok
iterators.pass: ok
lexicographical_compare.pass: ok
linear_congruential_std_template_test.pass: ok
lower_bound.pass: ok
merge.pass: ok
merge_ranges_sycl.pass: ok
minmax_element.pass: ok
minmax_ranges_sycl.pass: ok
minstd_rand_rand0_test.pass: ok
normal_distribution_test.pass: ok
version.pass: ok
xpu_accumulate.pass: ok
xpu_accumulate_op.pass: ok
xpu_inner_product.pass: ok
permutation_iterator.pass: ok
ranlux_24_48_base_test.pass: ok
ranlux_24_48_test.pass: ok
reduce.pass: ok
reduce_ranges_sycl.pass: ok
replace.pass: ok
replace_copy.pass: ok
reverse.pass: ok
reverse_copy.pass: ok
rotate.pass: ok
rotate_copy.pass: ok
nth_element.pass: ok
partial_sort.pass: ok
```

<sup>2</sup><https://github.com/hipSYCL/oneDPL>

# Case study: oneDPL



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386

## What was necessary to port oneDPL to hipSYCL?

- ▶ Build system
  - ▶ SYCL compiler detection/macros
  - ▶ pre-SYCL 2020 final APIs:
    - ▶ ONEAPI namespace for reductions/group algorithms
    - ▶ `noinit` vs `no_init` property
  - ▶ DPC++ implementation details
    - ▶ `mode_tag_t`
  - ▶ Optimize work group size selection for hipSYCL
- ▶ **No functional changes**
  - ▶ **Single file with some compatibility aliases**

# Conclusion



UNIVERSITÄTS-  
RECHENZENTRUM



UNIVERSITÄT  
HEIDELBERG  
ZUKUNFT  
SEIT 1386



- ▶ Rapidly moving towards SYCL 2020
- ▶ Key features supported - high performance implementations for all backends.

**It is possible to write standard SYCL 2020/DPC++ code, be portable without sacrificing performance w.r.t vendor-optimized libraries!**

- ▶ Make SYCL 2020 ubiquitous - let DPC++/SYCL 2020 code run on AMD GPUs, NVIDIA GPUs, any CPU
- ▶ Ongoing work: oneMKL, oneDPL, other SYCL 2020 features, more optimizations...
- ▶ Open source: <https://github.com/illuhad/hipSYCL>
- ▶ Get in touch: aksel.alpay@uni-heidelberg.de